Engineer High Voltage Design

Steiermark  ‐ Vor Ort
Dieses Projekt ist archiviert und leider nicht (mehr) aktiv.
Sie finden vakante Projekte hier in unserer Projektbörse.

Schlagworte

Beschreibung

For our client in Austria we are currently looking for:

Engineer High Voltage Design (m/f)

Education/Experience:

  • University or FH degree in Electronics or related
  • Understanding of key analog building blocks
  • Understanding of Lab and Test constraints on analog design
  • Understanding of design and layout, preferably already in HV-CMOS processes (50V)
  • Experience on power management blocks as eg dcdc, regulators, is a plus
  • Experience with Cadence design tools
  • Minimum 2 years experience in analog design

Job description/tasks and responsibilities:

  • Design, simulation and verification of analog HV blocks
  • Generation of Verilog-A models for self designed blocks
  • Model simulation of Sub-Blocks
  • Performing design reviews
  • Supervision of layout generation
  • Guidance of Lab measurements

Start: ASAP
Location: Graz
Duration: Project or Permanent position

Looking forward to hearing from you soon!

Michael Bailey International is acting as an Employment Business in relation to this vacancy.
Start
ab sofort
Dauer
6months +
(Verlängerung möglich)
Von
MBA - Muenchen
Eingestellt
07.11.2012
Projekt-ID:
444090
Vertragsart
Freiberuflich
Um sich auf dieses Projekt zu bewerben müssen Sie sich einloggen.
Registrieren