FPGA Design Engineer

Braga  ‐ Vor Ort
Dieses Projekt ist archiviert und leider nicht (mehr) aktiv.
Sie finden vakante Projekte hier in unserer Projektbörse.

Schlagworte

FPGA Prototyping VHDL Design

Beschreibung

My client has a brand new position at their base in Portugal to work on an exciting new project that is already underway. The specifics of the project I'm allowed to share is limited but they have been an innovator of Space/Satellite based technology since they were formed as a business. They are involved in designing and developing ground-breaking, innovative technology for the space industry and are linked with ESA projects.
This requirement is due to a ramp up in a long term project so the contract on offer is 12 months starting ASAP. The pay rate on offer is around €55 - €65 per hour.
(Please note this contract requires people to work on site 100% of the time for the duration of the contract in Portugal).

Roles of the FPGA Design Engineer:

- Be responsible for the design (in VHDL), prototyping and verification activities (using SystemVerilog and ModelSim) for Microsemi and Xilinx based FPGA.

- Be responsible for investigating the feasibility of complex system requirements

- Working on a Xilinx 7 Series chip using the Vivado tool and working on a Microsemi chip using the Libero tool.

Required knowledge for this FPGA Design Engineer:

- Professional FPGA Digtial Design experience with multiple complex projects completed.

- Timing closure and design constraints.

- Extensive knowledge of Xilinx chips and interfacing using the Vivado tool.

- References from your previous projects(s)

- Desirable experience - Knowledge of Space Applications and ESA/ECSS standards and process experience.

If you're interested in this FPGA Design Engineer position or know someone who is, please contact me (Talib Jetha) immediately.

Start
Immediate
Dauer
12 months
Von
Yoh
Eingestellt
20.09.2020
Projekt-ID:
1971338
Vertragsart
Freiberuflich
Um sich auf dieses Projekt zu bewerben müssen Sie sich einloggen.
Registrieren