Digital Verification Engineer - Verilog

AT  ‐ Vor Ort
Dieses Projekt ist archiviert und leider nicht (mehr) aktiv.
Sie finden vakante Projekte hier in unserer Projektbörse.

Beschreibung

The Role:

* Perform functional verification on block and system level
* Writing and debug functional test cases
* Writing test bench upgrades
* Running regression and tracking coverage
* Block level design and design fixes
* Creation of documentation.
* Design verification using Verilog/System Verilog
* Digital simulations using Cadance tools
* Digital design
* Basic UVM knowledge
* Translation of functional requirements into verification plans; good communication skills, team player

Spring Technology is acting as an Employment Business in relation to this vacancy.

Spring Technology is an Equal Opportunities employer; we welcome applicants from all backgrounds.

Start
ab sofort
Dauer
12 months
Von
Spring Technology
Eingestellt
01.07.2017
Projekt-ID:
1372606
Vertragsart
Freiberuflich
Um sich auf dieses Projekt zu bewerben müssen Sie sich einloggen.
Registrieren